1. Anant Agarwal, J Hennessy, and M Horowitz. 1989. An analytical cache model. ACM Transactions on Computer Systems (TOCS) 7, 2 (1989), 184–215.
2. Brian N Bershad, Dennis Lee, Theodore H Romer, and J Bradley Chen. 1994. Avoiding conflict misses dynamically in large direct-mapped caches. In ACM SIGPLAN Notices, Vol. 29. ACM, 158–170.
3. Kristof Beyls and Erik D’Hollander. 2001. Reuse distance as a metric for cache behavior. In Proceedings of the IASTED Conference on Parallel and Distributed Computing and systems, Vol. 14. 350–360.
4. Kristof Beyls and Erik H DHollander. 2006. Discovery of localityimproving refactorings by reuse path analysis. In International Conference on High Performance Computing and Communications. Springer, 220–229.
5. Bryan R Buck and Jeffrey K Hollingsworth. 2004. Data centric cache measurement on the Intel ltanium 2 processor. In Proceedings of the 2004 ACM/IEEE conference on Supercomputing. IEEE Computer Society, 58.