Analog/Mixed-Signal Layout Optimization using Optimal Well Taps-Reference-Cited by-同舟云学术

Analog/Mixed-Signal Layout Optimization using Optimal Well Taps

Published:2022-04-13 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the 2022 International Symposium on Physical Design
language:
Short-container-title:

Author:

S Ramprasath¹,Madhusudan Meghna¹,Sharma Arvind K.¹,Poojary Jitesh¹,Yaldiz Soner²,Harjani Ramesh¹,Burns Steven M.²,Sapatnekar Sachin S.¹

Affiliation:

1. University of Minnesota, Minneapolis, MN, USA

2. Intel Labs, Portland, OR, USA

Funder

DARPA

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/3505170.3506728

Reference18 articles.

1. Balasa , F. , Maruvada , S. , and Krishnamoorthy , K . Using red-black interval trees in device-level analog placement with symmetry constraints . In Proc. ASP-DAC ( 2003 ). Balasa, F., Maruvada, S., and Krishnamoorthy, K. Using red-black interval trees in device-level analog placement with symmetry constraints. In Proc. ASP-DAC (2003).

2. lp_solve 5.5, Open source (mixed-integer) linear programming system;Berkelaar M.;Version 5.1.0,2004

3. KOAN/ANAGRAM II: New tools for device-level analog placement and routing;Cohn J.;JSSC,1991

4. ALIGN: A system for automating analog layout;Dhar T.;IEEE Des. Test,2020

5. Modeling and understanding of external latchup in CMOS technologies Part I: modeling latchup trigger current;Farbiz F.;IEEE T. Device Mater. Rel.,2011

Cited by 4 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Reinforcement Learning or Simulated Annealing for Analog Placement? A Study based on Bounded-Sliceline Grids;Proceedings of the 2024 International Symposium on Physical Design;2024-03-12

2. Reinforcing the Connection between Analog Design and EDA (Invited Paper);2024 29th Asia and South Pacific Design Automation Conference (ASP-DAC);2024-01-22

3. The ALIGN Automated Analog Layout Engine;Proceedings of the 2023 International Symposium on Physical Design;2023-03-26

4. Hierarchical Analog and Mixed-Signal Circuit Placement Considering System Signal Flow;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2022