Global Placement Exploiting Soft 2D Regularity-Reference-Cited by-同舟云学术

Global Placement Exploiting Soft 2D Regularity

Published:2022-04-13 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the 2022 International Symposium on Physical Design
language:
Short-container-title:

Author:

Fang Donghao¹,Zhang Boyang²,Hu Hailiang¹,Li Wuxi³,Yuan Bo²,Hu Jiang⁴

Affiliation:

1. Texas A&M University, College Station, TX, USA

2. Rutgers University, New Brunswick, NJ, USA

3. Xilinx Inc, San Jose, CA, USA

4. Texas A&M University, College Station, NJ, USA

Funder

NSF

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/3505170.3506723

Reference25 articles.

1. Takahiro Asai et al. 2000. A systolic array RLS processor . In IEEE Vehicular Technology Conference. 2247--2251 . Takahiro Asai et al. 2000. A systolic array RLS processor. In IEEE Vehicular Technology Conference. 2247--2251.

2. H Cai et al. 1990. A data path layout assembler for high performance DSP circuits . In ACM/IEEE Design Automation Conference. 306--311 . H Cai et al. 1990. A data path layout assembler for high performance DSP circuits. In ACM/IEEE Design Automation Conference. 306--311.

3. A new systolic array for discrete Fourier transform

4. NTUplace3: An Analytical Placer for Large-Scale Mixed-Size Designs With Preplaced Blocks and Density Constraints

5. Eyeriss v2: A Flexible Accelerator for Emerging Deep Neural Networks on Mobile Devices

Cited by 4 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. AMF-Placer 2.0: Open-Source Timing-Driven Analytical Mixed-Size Placer for Large-Scale Heterogeneous FPGA;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2024-09

2. Systolic Array Placement on FPGAs;2023 IEEE/ACM International Conference on Computer Aided Design (ICCAD);2023-10-28

3. Routability-aware Placement Guidance Generation for Mixed-size Designs;2023 24th International Symposium on Quality Electronic Design (ISQED);2023-04-05

4. A stable voltage island-driven floorplanning with fixed-outline constraint for low power SoC;Microelectronics Journal;2022-10