1. ANCEAU , François e REIS , Ricardo Augusto da Luz, Complex Integrated Circuit Design Strategy, IEEE Journal of Solid State Circuits , New York , SC-17 ( 3 ): 459 -- 464 , June 1982 . DOI: 10.1109/JSSC.1982.1051760 10.1109/JSSC.1982.1051760 ANCEAU, François e REIS, Ricardo Augusto da Luz, Complex Integrated Circuit Design Strategy, IEEE Journal of Solid State Circuits, New York, SC-17(3):459--64, June 1982. DOI: 10.1109/JSSC.1982.1051760
2. HENTSCHKE , R. , NARASIMHAM , J. , JOHANN , M. , REIS , R. , Maze Routing Steiner Trees with Delay vs. Wire Length Trade-off , IEEE Transactions on Very Large Scale Integration , Volume 17 , Issue 8, ISSN 1063- -8210, August 2009 , p. 1073 -- 1086 . DOI: 10.1109/TVLSI.2009.2019798 10.1109/TVLSI.2009.2019798 HENTSCHKE, R., NARASIMHAM, J., JOHANN, M., REIS, R., Maze Routing Steiner Trees with Delay vs. Wire Length Trade-off, IEEE Transactions on Very Large Scale Integration, Volume 17, Issue 8, ISSN 1063--8210, August 2009, p. 1073--1086. DOI: 10.1109/TVLSI.2009.2019798
3. GUTHAUS , M. , WILKE , G. , REIS , R. , Revisiting Automated Physical Synthesis of High-Performance Clock Networks , ACM TODAES - ACM Transactions on Design Automation of Electronic Systems , Vol. 18 , Issue 2, DOI: 10.1145/2442087.2442102, ISSN: 1084--4309, EISSN:1557--7309, March 2013. 10.1145/2442087.2442102, GUTHAUS, M., WILKE, G., REIS, R., Revisiting Automated Physical Synthesis of High-Performance Clock Networks, ACM TODAES - ACM Transactions on Design Automation of Electronic Systems, Vol. 18, Issue 2, DOI: 10.1145/2442087.2442102, ISSN: 1084--4309, EISSN:1557--7309, March 2013.
4. Effective Method for Simultaneous Gate Sizing and $V$ th Assignment Using Lagrangian Relaxation
5. Physical design automation of transistor networks