The Placement of Computer Logic Modules

Author:

Mamelak J. S.1

Affiliation:

1. Applied Research, Radio Corporation of America, Camden, New Jersey and Community College of Philadelphia, Philadelphia, Pennsylvania

Abstract

The object of the work described was to develop a procedure for the allocation of logic to cards, boards, platters and so on which utilize modular circuit design and etched wiring techniques. A chain of logic elements is a set of interconnected (logic) elements two of which connect to, at least, the remaining elements of this set. Every logic diagram has a characteristic set of chains. A subset of these chains is selected to initiate the determination of the locations of each element on a card. The elements of a chain are assigned to one row or column of platter locations. The positions of the chains in relation to one another are determined by such criteria as total wire length reduction, proximity requirements between gates based on electrical considerations and the proximity requirements between elements and pins based on timing considerations. The effectiveness of the automatic procedure was tested during the design of small cards (mounting 16 modules, up to 64 gates). In these circumstances human experience and insight are at their best. The layouts of experienced technicians and engineers were compared with the layouts produced by the program. Significant similarities between the determinations were found in all cases tested.

Publisher

Association for Computing Machinery (ACM)

Subject

Artificial Intelligence,Hardware and Architecture,Information Systems,Control and Systems Engineering,Software

Reference12 articles.

1. FIsK C. J. AND ISETT D. D. Accel Automated Circuit Card Etching Layout. Tech. Mere. SC-TM-65-544 Sandia Laboratory Albuquerque N. Mex. FIsK C. J. AND ISETT D. D. Accel Automated Circuit Card Etching Layout. Tech. Mere. SC-TM-65-544 Sandia Laboratory Albuquerque N. Mex.

2. Solving the transportation problem;FORD L. R.;Manage. Sci. I I,1956

3. Optimal and suboptimal algorithms for the quadratic assignment problem;GILMORE P. C;J. Soc. Ind. Appl. Math.,1962

4. KomES U.R. Geometrical positioning of circuit elements in a computer. AIEE pub. no. CP 59-1172 (Oct. t959). KomES U.R. Geometrical positioning of circuit elements in a computer. AIEE pub. no. CP 59-1172 (Oct. t959).

Cited by 9 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3