1. [n. d.]. GitHub - antmicro/yosys-systemverilog: SystemVerilog support for Yosys --- github.com. [Accessed 31-Aug-2023].
2. [n. d.]. GitHub - ghdl/ghdl: VHDL 2008/93/87 simulator --- github.com. [Accessed 31-Aug-2023].
3. [n. d.]. GitHub - ghdl/ghdl-yosys-plugin: VHDL synthesis (based on ghdl) --- github.com. [Accessed 31-Aug-2023].
4. Vaughn Betz and Jonathan Rose. 1997. VPR: a new packing, placement and routing tool for FPGA research. In Field-Programmable Logic and Applications, Wayne Luk, Peter Y. K. Cheung, and Manfred Glesner (Eds.). Springer Berlin Heidelberg, Berlin, Heidelberg, 213--222.
5. Automatic generation of FPGA routing architectures from high-level descriptions