Affiliation:
1. University of Michigan, Ann Arbor, MI, USA
2. ARM, Cambridge, United Kingdom
Abstract
As the effective limits of frequency and instruction level parallelism have been reached, the strategy of microprocessor vendors has changed to increase the number of processing cores on a single chip each generation. The implicit expectation is that software developers will write their applications with concurrency in mind to take advantage of this sudden change in direction. In this study we analyze whether software developers for laptop/desktop machines have followed the recent hardware trends by creating software for chip multi-processing. We conduct a study of a wide range of applications on Microsoft Windows 7 and Apple's OS X Snow Leopard, measuring
Thread Level Parallelism
on a high performance workstation and a low power desktop. In addition, we explore graphics processing units (GPUs) and their impact on chip multi-processing. We compare our findings to a study done 10 years ago which concluded that a second core was sufficient to improve system responsiveness. Our results on today's machines show that, 10 years later, surprisingly 2-3 cores are more than adequate for most applications and that the GPU often remains under-utilized. However, in some application specific domains an 8 core SMT system with a 240 core GPU can be effectively utilized. Overall these studies suggest that many-core architectures are not a natural fit for current desktop/laptop applications.
Publisher
Association for Computing Machinery (ACM)
Reference48 articles.
1. IEEE. Standard for Threads Interface to POSIX. P1003.1c 1996. IEEE. Standard for Threads Interface to POSIX. P1003.1c 1996.
Cited by
37 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. NeurOPar, A Neural Network-Driven EDP Optimization Strategy for Parallel Workloads;2023 IEEE 35th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD);2023-10-17
2. Exploring Efficient Microservice Level Parallelism;2022 IEEE International Parallel and Distributed Processing Symposium (IPDPS);2022-05
3. Optimizing the EDP of OpenMP applications via concurrency throttling and frequency boosting;Journal of Systems Architecture;2022-02
4. Synergically Rebalancing Parallel Execution via DCT and Turbo Boosting;2021 58th ACM/IEEE Design Automation Conference (DAC);2021-12-05
5. Reinforcement Learning-Based Power Management Policy for Mobile Device Systems;IEEE Transactions on Circuits and Systems I: Regular Papers;2021-10