A Design Space Exploration Tool Set for Future 1K-core High-Performance Computers-Reference-Cited by-同舟云学术

A Design Space Exploration Tool Set for Future 1K-core High-Performance Computers

Published:2019 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the Rapid Simulation and Performance Evaluation: Methods and Tools on - RAPIDO '19
language:
Short-container-title:

Author:

Giorgi Roberto¹,Procaccini Marco¹,Khalili Farnam²

Affiliation:

1. Department of Information Engineering and Mathematics, University of Siena

2. Department of Information Engineering and Mathematics, University of Siena, Department of Information Engineering, University of Florence

Funder

European Commission

Publisher

ACM Press

Reference31 articles.

1. C. Alvarez et al. The AXIOM software layers. ELSEVIER Microprocessors and Microsystems, 47, Part B:262--277, 2016.

2. E. Argollo, A. Falcón, P. Faraboschi, M. Monchiero, and D. Ortega. COTSon: infrastructure for full system simulation. SIGOPS Oper. Syst. Rev., 43(1):52--61, 2009.

3. S. Borkar and A. A. Chien. The future of microprocessors. Communications of the ACM, 54(5):67--77, 2011.

4. T. E. Carlson, W. Heirman, and L. Eeckhout. Sniper: exploring the level of abstraction for scalable and accurate parallel multi-core simulation. In Proceedings of 2011 International Conference for High Performance Computing, Networking, Storage and Analysis, page 52. ACM, 2011.

5. Debootstrap website. https://wiki.debian.org/Debootstrap.

Cited by 3 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A-DECA: An Automated Design Space Exploration Approach for Computing Architectures to Develop Efficient High-Performance Many-Core Processors;2023 26th Euromicro Conference on Digital System Design (DSD);2023-09-06

2. DRT: A Lightweight Runtime for Developing Benchmarks for a Dataflow Execution Model;Architecture of Computing Systems;2021

3. Translating Timing into an Architecture: The Synergy of COTSon and HLS (Domain Expertise—Designing a Computer Architecture via HLS);International Journal of Reconfigurable Computing;2019-11-03