1. Chipyard: Integrated Design, Simulation, and Implementation Framework for Custom SoCs
2. Chisel
3. Impact of Dynamic Allocation of Physical Register Banks for an SMT Processor
4. Deborah T Marr , Frank Binns , David L Hill , Glenn Hinton , David A Koufaty , J Alan Miller , and Michael Upton . 2002. Hyper-Threading Technology Architecture and Microarchitecture.Intel Technology Journal 6, 1 ( 2002 ), 4–15. Deborah T Marr, Frank Binns, David L Hill, Glenn Hinton, David A Koufaty, J Alan Miller, and Michael Upton. 2002. Hyper-Threading Technology Architecture and Microarchitecture.Intel Technology Journal 6, 1 (2002), 4–15.
5. Susumu Mashimo , Akifumi Fujita , Reoma Matsuo , Seiya Akaki , Akifumi Fukuda , Toru Koizumi , Junichiro Kadomoto , Hidetsugu Irie , Masahiro Goshima , Koji Inoue , and Ryota Shioya . 2019 . An Open Source FPGA-Optimized Out-of-Order RISC-V Soft Processor. In 2019 International Conference on Field-Programmable Technology (ICFPT). 63–71 . https://doi.org/10.1109/ICFPT47387.2019.00016 10.1109/ICFPT47387.2019.00016 Susumu Mashimo, Akifumi Fujita, Reoma Matsuo, Seiya Akaki, Akifumi Fukuda, Toru Koizumi, Junichiro Kadomoto, Hidetsugu Irie, Masahiro Goshima, Koji Inoue, and Ryota Shioya. 2019. An Open Source FPGA-Optimized Out-of-Order RISC-V Soft Processor. In 2019 International Conference on Field-Programmable Technology (ICFPT). 63–71. https://doi.org/10.1109/ICFPT47387.2019.00016