1. Intel "Intel Optane DC Persistent Memory " https://www.intel.com/content/www/us/en/architecture-and-technology/optane-dc-persistent-memory.html Intel "Intel Optane DC Persistent Memory " https://www.intel.com/content/www/us/en/architecture-and-technology/optane-dc-persistent-memory.html
2. Z. Wang , , " Characterizing and Modeling Non-Volatile Memory Systems," in MICRO , 2020 . Z. Wang, et al., "Characterizing and Modeling Non-Volatile Memory Systems," in MICRO, 2020.
3. M. Qureshi , , " Fundamental latency trade-off in architecting dram caches: Outperforming impractical sram-tags with a simple and practical design," in MICRO , 2012 . M. Qureshi, et al., "Fundamental latency trade-off in architecting dram caches: Outperforming impractical sram-tags with a simple and practical design," in MICRO, 2012.
4. E. Vasilaki , , " Hybrid2: Combining Caching and Migration in Hybrid Memory Systems," in HPCA , 2020 . E. Vasilaki, et al., "Hybrid2: Combining Caching and Migration in Hybrid Memory Systems," in HPCA, 2020.
5. T. Lu , , " System measurement of Intel AEP Optane DIMM," in arXiv:2009.14469 , 2020 . T. Lu, et al., "System measurement of Intel AEP Optane DIMM," in arXiv:2009.14469, 2020.