1. SEBASTIAN Anthony . 2017. IBM first 5nm chip. Ars Technica ( 2017 ). SEBASTIAN Anthony. 2017. IBM first 5nm chip. Ars Technica (2017).
2. ARM. 1995. AMBA AXI 5.0. https://developer.arm.com/architectures. ARM. 1995. AMBA AXI 5.0. https://developer.arm.com/architectures.
3. Neil Audsley . 2013 . Memory architecture for NoC-based real-time mixed criticality systems . Proc. WMC, RTSS (2013), 37--42. Neil Audsley. 2013. Memory architecture for NoC-based real-time mixed criticality systems. Proc. WMC, RTSS (2013), 37--42.
4. EEMBC. [n.d.]. EEMBC benchmark. https://www.eembc.org/autobench/. EEMBC. [n.d.]. EEMBC benchmark. https://www.eembc.org/autobench/.
5. Renesas Electronics. [n.d.]. Renesas: Automotive Use Cases. https://www.renesas.com/solutions/automotive.html. Renesas Electronics. [n.d.]. Renesas: Automotive Use Cases. https://www.renesas.com/solutions/automotive.html.