1. R. Huang , X. Jiang , S. Guo , P. Ren , P. Hao , Z. Yu , Z. Zhang , Y. Wang , and R. Wang , " Variability-and reliability-aware design for 16/14nm and beyond technology," in Proc . IEDM , 2017 , pp. 12.4.1 -- 12.4.4 . R. Huang, X. Jiang, S. Guo, P. Ren, P. Hao, Z. Yu, Z. Zhang, Y. Wang, and R. Wang, "Variability-and reliability-aware design for 16/14nm and beyond technology," in Proc. IEDM, 2017, pp. 12.4.1--12.4.4.
2. Variability Mitigation in Nanometer CMOS Integrated Systems: A Survey of Techniques From Circuits to Software
3. H. Cherupalli , R. Kumar , and J. Sartori , " Exploiting dynamic timing slack for energy efficiency in ultra-low-power embedded systems," in Proc . ISCA , 2016 , p. 671 -- 681 . H. Cherupalli, R. Kumar, and J. Sartori, "Exploiting dynamic timing slack for energy efficiency in ultra-low-power embedded systems," in Proc. ISCA, 2016, p. 671--681.
4. Exploiting dynamic timing margins in microprocessors for frequency-over-scaling with instruction-based clock adjustment;Constantin J.;Proc. DATE,2015
5. 19.4 An Adaptive Clock Management Scheme Exploiting Instruction-Based Dynamic Timing Slack for a General-Purpose Graphics Processor Unit with Deep Pipeline and Out-of-Order Execution