1. W. L. Bain Jr. and S. R. Ahuja. 1981. Performance analysis of high-speed digital buses for multiprocessing systems. In Proceedings of the 8th Annual Symposium on Computer Architecture. 107–133.
2. Cache where you want! Reconciling predictability and coherent caching;Bansal Ayoosh;arXiv preprint arXiv:1909.05349,2019
3. Contention-Free Execution of Automotive Applications on a Clustered Many-Core Platform
4. M. Chisholm, N. Kim, B. C. Ward, N. Otterness, J. H. Anderson, and F. D. Smith. 2016. Reconciling the tension between hardware isolation and data sharing in mixed-criticality, multicore systems. In IEEE Real-Time Systems Symposium (RTSS).
5. Michael A. Fischer. 1988. Fair Arbitration Technique for a Split Transaction Bus in a Multiprocessor Computer System. US Patent 4 785 394.