Affiliation:
1. Massachusetts Institute of Technology, Cambridge
2. Stanford Univ., Stanford, CA
Abstract
Trace-driven simulation and hardware measurement are the techniques most often used to obtain accurate performance figures for caches. The former requires a large amount of simulation time to evaluate each cache configuration while the latter is restricted to measurements of existing caches. An analytical cache model that uses parameters extracted from address traces of programs can efficiently provide estimates of cache performance and show the effects of varying cache parameters. By representing the factors that affect cache performance, we develop an analytical model that gives miss rates for a given trace as a function of cache size, degree of associativity, block size, subblock size, multiprogramming level, task switch interval, and observation interval. The predicted values closely approximate the results of trace-driven simulations, while requiring only a small fraction of the computation cost.
Publisher
Association for Computing Machinery (ACM)
Cited by
128 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. AdaCache: A Disaggregated Cache System with Adaptive Block Size for Cloud Block Storage;2023 IEEE 16th International Conference on Cloud Computing (CLOUD);2023-07
2. FLORIA: A Fast and Featherlight Approach for Predicting Cache Performance;Proceedings of the 37th International Conference on Supercomputing;2023-06-21
3. DGEMM Optimization Oriented to ARM SVE Instruction Set Architecture;2022 IEEE 28th International Conference on Parallel and Distributed Systems (ICPADS);2023-01
4. Fine‐Grained Memory Profiling of GPGPU Kernels;Computer Graphics Forum;2022-10
5. FaSe;Proceedings of the 59th ACM/IEEE Design Automation Conference;2022-07-10