1. A model for hierarchical memory
2. [
2
] A. Aggarwal A. K. Chandra and M. Snir "On communication latency in PRAM computation " in Proc. (1st) ACM Symp. on Parallel Algorithms and Architectures 11-21 1989. 10.1145/72935.72937 [2] A. Aggarwal A. K. Chandra and M. Snir "On communication latency in PRAM computation " in Proc. (1st) ACM Symp. on Parallel Algorithms and Architectures 11-21 1989. 10.1145/72935.72937
3. [
3
] A. Aggarwal A. K. Chandra and M. Snir "On communication latency in PRAM computation " in Proc. (1st) ACM Symp. on Parallel Algorithms and Architectures 11-21 1989. 10.1145/72935.72937 [3] A. Aggarwal A. K. Chandra and M. Snir "On communication latency in PRAM computation " in Proc. (1st) ACM Symp. on Parallel Algorithms and Architectures 11-21 1989. 10.1145/72935.72937
4. The input/output complexity of sorting and related problems