Affiliation:
1. University of Michigan, Ann Arbor, MI
Abstract
We propose two new algorithms for rewiring: a postplacement optimization that reconnects pins of a given netlist without changing the logic function and gate locations. In the first algorithm, we extract small subcircuits consisting of several gates from the design and reconnect pins according to the symmetries of the subcircuits. To enhance the power of symmetry detection, we also propose a graph-based symmetry detector that can identify permutational and phase-shift symmetries on multiple input and output wires, as well as hybrid symmetries, creating abundant opportunities for rewiring. Our second algorithm, called long-range rewiring, is based on reconnecting equivalent pins and can augment the first approach for further optimization. We apply our techniques for wirelength optimization and observe that they provide wirelength reduction comparable to that achieved by detailed placement.
Publisher
Association for Computing Machinery (ACM)
Subject
Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Computer Science Applications
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Timing Closure;VLSI Physical Design: From Graph Partitioning to Timing Closure;2022
2. Physical Awareness Starting at Technology-Independent Logic Synthesis;Advanced Logic Synthesis;2017-11-16
3. Enumeration search method for optimisation of stacking sequence of laminated composite plates subjected to buckling;Open Engineering;2015-01-28
4. Timing Closure;VLSI Physical Design: From Graph Partitioning to Timing Closure;2011
5. Automating post-silicon debugging and repair;2007 IEEE/ACM International Conference on Computer-Aided Design;2007-11