Fast and exact analysis for LRU caches

Author:

Touzeau Valentin1,Maïza Claire2,Monniaux David3,Reineke Jan4

Affiliation:

1. Grenoble Alps University, France

2. Grenoble INP, France

3. CNRS, France

4. Saarland University, Germany

Abstract

For applications in worst-case execution time analysis and in security, it is desirable to statically classify memory accesses into those that result in cache hits, and those that result in cache misses. Among cache replacement policies, the least recently used (LRU) policy has been studied the most and is considered to be the most predictable. The state-of-the-art in LRU cache analysis presents a tradeoff between precision and analysis efficiency: The classical approach to analyzing programs running on LRU caches, an abstract interpretation based on a range abstraction, is very fast but can be imprecise. An exact analysis was recently presented, but, as a last resort, it calls a model checker, which is expensive. In this paper, we develop an analysis based on abstract interpretation that comes close to the efficiency of the classical approach, while achieving exact classification of all memory accesses as the model-checking approach. Compared with the model-checking approach we observe speedups of several orders of magnitude. As a secondary contribution we show that LRU cache analysis problems are in general NP-complete.

Funder

Deutsche Forschungsgemeinschaft

European Research Council

Publisher

Association for Computing Machinery (ACM)

Subject

Safety, Risk, Reliability and Quality,Software

Reference42 articles.

1. Software Optimization Guide for AMD Family 17h Processors. Advanced Micro Devices. https://developer.amd.com/wordpress/media/2013/12/55723_3_00.ZIP Publication No. 55723;Devices Advanced Micro;Revision,2017

2. Analytical modeling of cache behavior for affine programs

3. Daniel J. Bernstein. 2005. Cache-timing attacks on AES. (2005). https://cr.yp.to/antiforgery/cachetiming- 20050414.pdf Daniel J. Bernstein. 2005. Cache-timing attacks on AES. (2005). https://cr.yp.to/antiforgery/cachetiming- 20050414.pdf

4. Generating cache hints for improved program efficiency

Cited by 18 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. Towards Analysing Cache-Related Preemption Delay in Non-Inclusive Cache Hierarchies;ACM Transactions on Embedded Computing Systems;2024-09-10

2. Integration and Verification of L1 Data Cache in SweRV EH1;2024 International Conference on Engineering & Computing Technologies (ICECT);2024-05-23

3. Leveraging LLVM's ScalarEvolution for Symbolic Data Cache Analysis;2023 IEEE Real-Time Systems Symposium (RTSS);2023-12-05

4. Improving the Execution Time of Industrial Applications through Planned Cache Eviction Policy Selection;2023 IEEE 32nd International Symposium on Industrial Electronics (ISIE);2023-06-19

5. Analysis of Shared Cache Interference in Multi-Core Systems using Event-Arrival Curves;The 31st International Conference on Real-Time Networks and Systems;2023-06-07

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3