The K2 parallel processor-Reference-Cited by-同舟云学术

The K2 parallel processor

Published:1990-06 Issue:2SI Volume:18 Page:92-101
ISSN:0163-5964
Container-title:ACM SIGARCH Computer Architecture News
language:en
Short-container-title:SIGARCH Comput. Archit. News

Author:

Annaratone Marco¹,Fillo Marco¹,Nakabayashi Kiyoshi²,Viredaz Marc¹

Affiliation:

1. Integrated Systems Laboratory, Swiss Federal Institute of Technology, Gloriastrasse 35, 8092 Zurich, Switzerland

2. NTT Communications and Information Processing Laboratories, Tokyo 180, Japan

Abstract

K2 is a distributed-memory parallel processor designed to support a multi-user, multi-tasking, time-sharing operating system and an automatically parallelizing FORTRAN compiler. This paper presents the architecture and the hardware implementation of K2, and focuses on the architectural features required by the operating system and the compiler. A prototype machine with 24 processors is currently being developed.

Publisher

Association for Computing Machinery (ACM)

Link

https://dl.acm.org/doi/pdf/10.1145/325096.325118

Reference25 articles.

1. The iPSC/2 node architecture

2. A Microprocessor-based Hypercube Supercomputer

3. M. Annaratone E. Amould T. Croae H.T. Kung M. Lam 0. Menzilcioglu and J.A. Webb. The Warp Computer: Architecture Implementation and Performance. IEEE 'Ikons. on Computers December 1987. 10.1109/TC.1987.5009502 M. Annaratone E. Amould T. Croae H.T. Kung M. Lam 0. Menzilcioglu and J.A. Webb. The Warp Computer: Architecture Implementation and Performance. IEEE 'Ikons. on Computers December 1987. 10.1109/TC.1987.5009502

4. The MEIKO Computing Surface 1988. Meiko Inc. USA. The MEIKO Computing Surface 1988. Meiko Inc. USA.