Affiliation:
1. Univ. of California, Berkeley
Abstract
This paper presents an empirical evaluation of two memory-efficient directory methods for maintaining coherent caches in large shared memory multiprocessors. Both directory methods are modifications of a scheme proposed by Censier and Feautrier [5] that does not rely on a specific interconnection network and can be readily distributed across interleaved main memory. The schemes considered here overcome the large amount of memory required for tags in the original scheme in two different ways. In the first scheme each main memory block is sectored into sub-blocks for which the large tag overhead is shared. In the second scheme a limited number of large tags are stored in an associative cache and shared among a much larger number of main memory blocks. Simulations show that in terms of access time and network traffic both directory methods provide significant performance improvements over a memory system in which shared-writeable data is not cached. The large block sizes required for the sectored scheme, however, promotes sufficient false sharing that its performance is markedly worse than using a tag cache.
Publisher
Association for Computing Machinery (ACM)
Reference21 articles.
1. An economical solution to the cache coherence problem
2. A simulator for MIMD performance prediction: application to the S-1 MkIIa multiprocessor
3. M. Carlmn. private communication. M. Carlmn. private communication.
4. A new solution to coherence problems in multicache systems;Censier L. M.;IEEE Transactions on Computers,1978
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. PS directory: a scalable multilevel directory cache for CMPs;The Journal of Supercomputing;2014-11-12
2. References;Scalable Shared-Memory Multiprocessing;1995