1. Koios: A Deep Learning Benchmark Suite for FPGA Architecture and CAD Research
2. Andrew B. Kahng , Jens Lienig , Igor L. Markov , and Jin Hu. 2011. VLSI Physical Design: From Graph Partitioning to Timing Closure . ( 1 st ed.). Springer Publishing Company, Inc orporated. isbn: 9789048 1959 09. Andrew B. Kahng, Jens Lienig, Igor L. Markov, and Jin Hu. 2011. VLSI Physical Design: From Graph Partitioning to Timing Closure. (1st ed.). Springer Publishing Company, Incorporated. isbn: 9789048195909.
3. Multilevel hypergraph partitioning: applications in VLSI domain
4. George Karypis and Vipin Kumar. 1998. "hMETIS 1.5: A hypergraph partitioning package". http://www.cs.umn.edu/metis. Dept. Comput. Sci. Eng. Army HPC Res. Center Univ.Minnesota Minneapolis MN USA Tech. Rep. (Nov. 1998). George Karypis and Vipin Kumar. 1998. "hMETIS 1.5: A hypergraph partitioning package". http://www.cs.umn.edu/metis. Dept. Comput. Sci. Eng. Army HPC Res. Center Univ.Minnesota Minneapolis MN USA Tech. Rep. (Nov. 1998).
5. VTR 8