Affiliation:
1. University of Toronto, Toronto, ON, Canada
2. Chongqing University, Chongqing, China
3. The Hong Kong Polytechnic University, Hong Kong, Hong Kong
Abstract
NAND flash memory has been widely used to build embedded devices such as smartphones and solid state drives (SSD) because of its high performance, low power consumption, great shock resistance and small form factor. However, its lifetime and performance are greatly constrained by partial page updates, which will lead to early depletion of free pages and frequent garbage collections. On the one hand, partial page updates are prevalent as a large portion of I/O does not modify file contents drastically. On the other hand, general-purpose cache usually does not specifically consider and eliminate duplicated contents, despite its popularity.
In this paper, we propose a hybrid approach called
FTL
2
, which employs both logging and mapping techniques in flash translation layer (FTL), to tackle the endurance problem and performance degradation caused by partial page updates in flash memory. FTL
2
logs the latest contents in a high-speed temporary storage, called
Content Cache
to handle partial page updates. Experimental results show that FTL
2
can greatly reduce page writes and postpone garbage collections with a small overhead.
Publisher
Association for Computing Machinery (ACM)
Subject
Computer Graphics and Computer-Aided Design,Software
Reference42 articles.
1. Arch Linux - A simple lightweight Linux distribution. http://www.archlinux.org. Arch Linux - A simple lightweight Linux distribution. http://www.archlinux.org.
2. MySQL Database. http://www.mysql.com/. MySQL Database. http://www.mysql.com/.
3. ARM Ltd. ARM Cortex-A9 Processor. ARM Cortex-A9 Processors Whitepaper 2009. ARM Ltd. ARM Cortex-A9 Processor. ARM Cortex-A9 Processors Whitepaper 2009.
4. An efficient management scheme for large-scale flash-memory storage systems
Cited by
17 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Caiti: I/O transit caching for persistent memory-based block device;Journal of Systems Architecture;2024-05
2. Embedded Transaction Support inside SSD with Small-Capacity Non-volatile Disk Cache;IEEE Transactions on Knowledge and Data Engineering;2020
3. 1+1>2: variation-aware lifetime enhancement for embedded 3D NAND flash systems;Proceedings of the 20th ACM SIGPLAN/SIGBED International Conference on Languages, Compilers, and Tools for Embedded Systems - LCTES 2019;2019
4. Memory Driven Design Methodologies for Optimal SSD Performance;Inside Solid State Drives (SSDs);2018
5. Improving SSD lifetime with byte-addressable metadata;Proceedings of the International Symposium on Memory Systems;2017-10-02