Synthesis of loop-free programs

Author:

Gulwani Sumit1,Jha Susmit2,Tiwari Ashish3,Venkatesan Ramarathnam1

Affiliation:

1. Microsoft Research, Redmond, Washington, USA

2. University of California, Berkeley, California, USA

3. SRI International, Menlo Park, USA

Abstract

We consider the problem of synthesizing loop-free programs that implement a desired functionality using components from a given library. Specifications of the desired functionality and the library components are provided as logical relations between their respective input and output variables. The library components can be used at most once, and hence the library is required to contain a reasonable overapproximation of the multiset of the components required. We solve the above component-based synthesis problem using a constraint-based approach that involves first generating a synthesis constraint, and then solving the constraint. The synthesis constraint is a first-order ∃∀ logic formula whose size is quadratic in the number of components. We present a novel algorithm for solving such constraints. Our algorithm is based on counterexample guided iterative synthesis paradigm and uses off-the-shelf SMT solvers. We present experimental results that show that our tool Brahma can efficiently synthesize highly nontrivial 10-20 line loop-free bitvector programs. These programs represent a state space of approximately 20 10 programs, and are beyond the reach of the other tools based on sketching and superoptimization.

Publisher

Association for Computing Machinery (ACM)

Subject

Computer Graphics and Computer-Aided Design,Software

Reference38 articles.

1. Satisfiability modulo theories competition (smt-comp). \URLhttp://www.smtcomp.org/2009/index.shtml. Satisfiability modulo theories competition (smt-comp). \URLhttp://www.smtcomp.org/2009/index.shtml.

2. SMTLIB : Satisfiability modulo theories lib. URLhttp://smtlib.org. SMTLIB: Satisfiability modulo theories lib. URLhttp://smtlib.org.

3. Yices: An SMT solver. URLhttp://yices.csl.sri.com. Yices: An SMT solver. URLhttp://yices.csl.sri.com.

4. Automatic generation of peephole superoptimizers

Cited by 75 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. Probabilistic Loop Synthesis from Sequences of Moments;Lecture Notes in Computer Science;2024

2. Survey of intelligent program synthesis techniques;International Conference on Algorithms, High Performance Computing, and Artificial Intelligence (AHPCAI 2023);2023-12-07

3. iSyn: Semi-automated Smart Contract Synthesis from Legal Financial Agreements;Proceedings of the 32nd ACM SIGSOFT International Symposium on Software Testing and Analysis;2023-07-12

4. A symbolic algorithm for the case-split rule in solving word constraints with extensions;Journal of Systems and Software;2023-07

5. Symbolic encoding of LL(1) parsing and its applications;Formal Methods in System Design;2023-06-22

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3