Author:
Alpert Charles J.,Hrkic Milos,Hu Jiang,Quay Stephen T.
Cited by
9 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Timing Closure;VLSI Physical Design: From Graph Partitioning to Timing Closure;2022
2. $O(mn)$ Time Algorithm for Optimal Buffer Insertion of Nets With $m$ Sinks;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2012-03
3. Critical-Trunk-Based Obstacle-Avoiding Rectilinear Steiner Tree Routings and Buffer Insertion for Delay and Slack Optimization;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2011-09
4. Timing Closure;VLSI Physical Design: From Graph Partitioning to Timing Closure;2011
5. The evolution of interconnect management in physical synthesis;2009 International Symposium on VLSI Design, Automation and Test;2009-04