1. IBM ILOG CPLEX Optimizer. http://www-01.ibm.com/software/integration/optimization/cplex-optimizer/ IBM ILOG CPLEX Optimizer. http://www-01.ibm.com/software/integration/optimization/cplex-optimizer/
2. A. B. Kahng and H. Lee , " Minimum implant area-aware gate sizing and placement," in Proceedings of the Great Lakes Symposium on VLSI , 2014 . A. B. Kahng and H. Lee, "Minimum implant area-aware gate sizing and placement," in Proceedings of the Great Lakes Symposium on VLSI, 2014.
3. Minimum Implant Area-Aware Placement and Threshold Voltage Refinement
4. K.-H. Tseng Y.-W. Chang and C.-C. Liu "Minimum-implant-area-aware detailed placement with spacing constraints " In Proceedings of Design Automation Conference 2016. K.-H. Tseng Y.-W. Chang and C.-C. Liu "Minimum-implant-area-aware detailed placement with spacing constraints " In Proceedings of Design Automation Conference 2016.
5. Mixed-cell-height detailed placement considering complex minimum-implant-area constraints;Wu Y.-Y.;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2021