1. T. Alan , A. Gerstlauer , and J. Henkel . 2020. Runtime accuracy-configurable approximate hardware synthesis using logic gating and relaxation. In Design , Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1578--1581 . T. Alan, A. Gerstlauer, and J. Henkel. 2020. Runtime accuracy-configurable approximate hardware synthesis using logic gating and relaxation. In Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1578--1581.
2. Cross-Layer Approximate Hardware Synthesis for Runtime Configurable Accuracy
3. S. Boroumand , C. S. Bouganis , and G. A. Constantinides . 2021. Learning boolean circuits from examples for approximate logic synthesis . In Proceedings of the 26th Asia and South Pacific Design Automation Conference. 524--529 . S. Boroumand, C. S. Bouganis, and G. A. Constantinides. 2021. Learning boolean circuits from examples for approximate logic synthesis. In Proceedings of the 26th Asia and South Pacific Design Automation Conference. 524--529.
4. AxLS: A Framework for Approximate Logic Synthesis Based on Netlist Transformations
5. S. Hashemi , R. I. Bahar , and S. Reda . 2016. A low-power dynamic divider for approximate applications . In 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC). IEEE, 1--6. S. Hashemi, R. I. Bahar, and S. Reda. 2016. A low-power dynamic divider for approximate applications. In 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC). IEEE, 1--6.