Round-trip DRAM Access Fairness in 3D NoC-based Many-core Systems

Author:

Chen Xiaowen1,Lu Zhonghai2,Liu Sheng3,Chen Shuming3

Affiliation:

1. National University of Defense Technology, KTH Royal Institute of Technology, China

2. KTH Royal Institute of Technology, Sweden

3. National University of Defense Technology, China

Abstract

In 3D NoC-based many-core systems, DRAM accesses behave differently due to their different communication distances and the latency gap of different DRAM accesses becomes bigger as the network size increases, which leads to unfair DRAM access performance among different nodes. This phenomenon may lead to high latencies for some DRAM accesses that become the performance bottleneck of the system. The paper addresses the DRAM access fairness problem in 3D NoC-based many-core systems by narrowing the latency difference of DRAM accesses as well as reducing the maximum latency. Firstly, the latency of a round-trip DRAM access is modeled and the factors causing DRAM access latency difference are discussed in detail. Secondly, the DRAM access fairness is further quantitatively analyzed through experiments. Thirdly, we propose to predict the network latency of round-trip DRAM accesses and use the predicted round-trip DRAM access time as the basis to prioritize the DRAM accesses in DRAM interfaces so that the DRAM accesses with potential high latencies can be transferred as early and fast as possible, thus achieving fair DRAM access. Experiments with synthetic and application workloads validate that our approach can achieve fair DRAM access and outperform the traditional First-Come-First-Serve (FCFS) scheduling policy and the scheduling policies proposed by reference [7] and [24] in terms of maximum latency, Latency Standard Deviation (LSD)1 and speedup. In the experiments, the maximum improvement of the maximum latency, LSD, and speedup are 12.8%, 6.57%, and 8.3% respectively. Besides, our proposal brings very small extra hardware overhead (<0.6%) in comparison to the three counterparts.

Funder

National Natural Science Foundation of China

Cooperative Innovation Center of high-performance computing

Hunan Natural Science Foundation of China

Publisher

Association for Computing Machinery (ACM)

Subject

Hardware and Architecture,Software

Reference29 articles.

1. Achieving predictable performance through better memory controller placement in many-core CMPs

2. FT-Matrix: A Coordination-Aware Architecture for Signal Processing

3. Synopsys Company. 2017. DesignWare DDR IP Solutions. (2017). https://www.synopsys.com/designware-ip/interface-ip/ddrn.html. Synopsys Company. 2017. DesignWare DDR IP Solutions. (2017). https://www.synopsys.com/designware-ip/interface-ip/ddrn.html.

4. Virtual-channel flow control

Cited by 3 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. Flexible and Efficient QoS Provisioning in AXI4-based Network-on-Chip Architecture;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2021

2. Advance Virtual Channel Reservation;IEEE Transactions on Computers;2020-09-01

3. Supporting QoS in AXI4 Based Communication Architecture;2020 IEEE Computer Society Annual Symposium on VLSI (ISVLSI);2020-07

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3