Affiliation:
1. University of California, Irvine, CA
Abstract
The era of cloud computing on-a-chip is enabled by the aggressive move towards many-core platforms and the rapid adoption of Network-on-Chips. As a result, there is a need for large-scale distributed on-chip shared memories that are reliable, low power, and seamlessly manageable. In this work, we propose
SPMCloud
, a novel scratchpad-memory-based cloud-inspired volatile storage subsystem designed to meet the needs of future-generation many-core platforms.
SPMCloud
is composed of several concepts, including: (1) a highly scalable data-center-like memory subsystem that exploits two enterprise-network-inspired memory configurations, namely, embedded Network Attached Storage (
eNAS
) and embedded Storage Area Network (
eSAN
), and (2) on-demand allocation of reliable memory space through memory virtualization and the use of embedded RAIDs. Our experimental results on Mediabench/CHStone benchmarks show that the
SPMCloud
's fully distributed reliable memory subsystems can achieve 48% energy savings and 70% latency reduction on average over state-of-the-art NoC memory reliability techniques. We then evaluate the scalability of the
SPMCloud
and compare it with traditional SPM allocation policies. The
SPMCloud
's dynamic allocator outperforms the best competition by an average 60% (
eNAS
) and 46% (
eSAN
) when the platform runs at 250 MHz and by an average 80% (
eNAS
) and 40% when running at 1 GHz. Moreover, the
SPMCloud
achieves an average 83% energy savings across all configurations (number of cores) with respect to the best competitors when running at 250 MHz and 1 GHz. We then studied the SPM hit ratio across the various allocation policies discussed in this article and showed that on average the
SPMCloud
's priority-driven dynamic allocation policy achieves 93.5% SPM hit ratio, 0.6% higher hit ratio than the closest allocation policy. We then showed that the
eNAS
and
eSAN
achieve an average of 67.9% and 29% reduction in execution time, respectively, over the best competitor. Similarly, the
eNAS
and
eSAN
achieve an average of 82.7% and 82.3% energy savings, respectively, over the best competitor. Furthermore, we evaluated the scalability of the
SPMCloud
and its performance/energy efficiency when providing support for some of the heavier E-RAID levels, and showed that the
eNAS
/
eSAN
configurations with SECDED achieve an average of 51.5% and 34.9% reduction in execution time, respectively, over the best competitor with SECDED. Similarly, the
eNAS
/
eSAN
configurations with E-RAID Level 1, + SECDED achieve an average of 82.3% and 75.6% energy savings, respectively, over the best competitor.
Funder
Division of Computing and Communication Foundations
Publisher
Association for Computing Machinery (ACM)
Subject
Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Computer Science Applications
Reference106 articles.
1. Enabling ultra low voltage system operation by tolerating on-chip cache failures
2. ZerehCache
3. ARM. 2012. Arm cortex m3 processor. http://www.arm.com/products/processors/cortex-m/cortexm3.php. ARM. 2012. Arm cortex m3 processor. http://www.arm.com/products/processors/cortex-m/cortexm3.php.
4. SimpleScalar: an infrastructure for computer system modeling
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献