1. Friedman, E. G., 2001, Clock Distribution Networks in Synchronous Digital Integrated Circuits, Proc. of. The IEEE, vo. 89, pp. 665--692.
2. Jain, A., et al., 2001, A 1.2 GHz alpha microprocessor with 44.8 GB/s chip pin bandwidth, in IEEE Int. Solid-State Circuits Conf. Tech. Dig., (February 2001), pp. 240--241.
3. Calhoun, B. H., et al., 2008, Digital Circuit Design Challenges and Opportunities in the Era of Nanoscale CMOS," Proceedings of the IEEE, Volume 96, Issue 2, (February 2008).
4. Myers, C. J., 2004, Asynchronous Circuit Design, Wiley & Sons, Inc., 2a edition.
5. Chelcea, T., et al., 2002, A Burst-Mode Oriented Back-end for the Balsa Synthesis System, Proc. Design, Automation and Test in Europe (DATE), (March 2002), pp.330--337.