1. N. Beckmann and D. Sanchez. Jigsaw: Scalable software-defined caches. In 22nd Int. Conf. on Parallel Architectures and Compilation Techniques (PACT), 2013.
2. L. Benini and G. De Micheli. Powering networks on chips. System Synthesis, 2001. Proceedings. The 14th International Symposium on, pages 33--38, 2001.
3. A. Berman and I. Keidar. Low-overhead error detection for networks-on-chip. In IEEE ICCD, Oct 2009.
4. T. Bjerregaard and S. Mahadevan. A survey of research and practices of network-on-chip. ACM Computing Surveys, 38, 2006.
5. C. Bobda, A. Ahmadinia, M. Majer, J. Teich, S. Fekete, and J. van der Veen. DyNoC: A dynamic infrastructure for communication in dynamically reconfigurable devices. In IEEE FPL, pages 153--158, 2005.