Introducing redundant computations in RTL data paths for reducing BIST resources

Author:

Parulkar Ishwar1,Gupta Sandeep K.1,Breuer Melvin A.1

Affiliation:

1. Univ. of Southern California, Los Angeles

Abstract

The need for considering BIST requirements during the scheduling and assignment stages of behavioral synthesis has been demonstrated in previous research and techniques for reducing BIST resources of a data path during these stages of synthesis have been developed. However, the degree of freedom that can be exploited during scheduling and assignment to minimize these resources is often limited by the data and control dependencies of a behavior. In this paper, we propose transformation of a behavior before scheduling and assignment, namely introducing redundant computations such that the resulting data path is testable using few BIST resources. The transformation makes use of spare capacity of modules to add redundancy that enables test paths to be shared among the modules. A technique for identifying potential BIST resource sharing problems in a behavior and resolving them by redundant computations is presented. Introduiction of redundant computations is performed without compromising the latency and functional resource requirement of the behavior.

Publisher

Association for Computing Machinery (ACM)

Subject

Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Computer Science Applications

Reference18 articles.

1. A knowledge-based system for designing testable VLSI chips;ABADIR M.;IEEE Des. Test Comput.,1985

2. ABRAMOVICI M. BREUER M. AND FRIEDMAN A. 1990. Digital Systems Testing and Testable Design. IEEE Press Los Alamitos Calif. ABRAMOVICI M. BREUER M. AND FRIEDMAN A. 1990. Digital Systems Testing and Testable Design. IEEE Press Los Alamitos Calif.

3. A Synthesis-for- Test Design;AVRA L.;System. Tech. Rep. CSL TR,1994

4. BOOK D. 1996. G10-p Cell-Based ASIC Products. LSI Logic Corp. BOOK D. 1996. G10-p Cell-Based ASIC Products. LSI Logic Corp.

Cited by 4 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. Built-In Self-Test and Test Scheduling for Interposer-Based 2.5D IC;ACM Transactions on Design Automation of Electronic Systems;2015-09-28

2. Testing Methodologies for Embedded Systems and Systems-on-Chip;Embedded Software and Systems;2005

3. Integrating testability with design space exploration;Microelectronics Reliability;2003-05

4. Integrating self testability with design space exploration by a controller based estimation technique;Proceedings. 17th International Conference on VLSI Design

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3