Autolocker

Author:

McCloskey Bill1,Zhou Feng1,Gay David2,Brewer Eric3

Affiliation:

1. UC Berkeley

2. Intel Research

3. UC Berkeley and Intel Research

Abstract

The movement to multi-core processors increases the need for simpler, more robust parallel programming models. Atomic sections have been widely recognized for their ease of use. They are simpler and safer to use than manual locking and they increase modularity. But existing proposals have several practical problems, including high overhead and poor interaction with I/O. We present pessimistic atomic sections, a fresh approach that retains many of the advantages of optimistic atomic sections as seen in "transactional memory" without sacrificing performance or compatibility. Pessimistic atomic sections employ the locking mechanisms familiar to programmers while relieving them of most burdens of lock-based programming, including deadlocks. Significantly, pessimistic atomic sections separate correctness from performance: they allow programmers to extract more parallelism via finer-grained locking without fear of introducing bugs. We believe this property is crucial for exploiting multi-core processor designs.We describe a tool, Autolocker, that automatically converts pessimistic atomic sections into standard lock-based code. Autolocker relies extensively on program analysis to determine a correct locking policy free of deadlocks and race conditions. We evaluate the expressiveness of Autolocker by modifying a 50,000 line high-performance web server to use atomic sections while retaining the original locking policy. We analyze Autolocker's performance using microbenchmarks, where Autolocker outperforms software transactional memory by more than a factor of 3.

Publisher

Association for Computing Machinery (ACM)

Subject

Computer Graphics and Computer-Aided Design,Software

Reference33 articles.

1. Concurrency control performance modeling: alternatives and implications

2. Unbounded Transactional Memory

3. Robert Ennals. Software transactional memory should not be obstruction-free. http://www.cambridge.intel-research.net/~rennals/faststm.html. Robert Ennals. Software transactional memory should not be obstruction-free. http://www.cambridge.intel-research.net/~rennals/faststm.html.

Cited by 37 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. AtomiS: Data-Centric Synchronization Made Practical;Proceedings of the ACM on Programming Languages;2023-10-16

2. Synthesizing fine-grained synchronization protocols for implicit monitors;Proceedings of the ACM on Programming Languages;2022-04-29

3. A Fine-Grained Page Management Scheme For Hpc Manycore I/O Systems;SSRN Electronic Journal;2022

4. Finer-LRU: A Scalable Page Management Scheme for HPC Manycore Architectures;2021 IEEE International Parallel and Distributed Processing Symposium (IPDPS);2021-05

5. Towards generating thread-safe classes automatically;Proceedings of the 35th IEEE/ACM International Conference on Automated Software Engineering;2020-12-21

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3