Affiliation:
1. National Taiwan University of Science and Technology, Taiwan
2. InCOMM Technologies Corporation, Taiwan
Abstract
NAND flash memory has gained its popularity in a variety of applications as a storage medium due to its low power consumption, nonvolatility, high performance, physical stability, and portability. In particular, Multi-Level Cell (MLC) flash memory, which provides a lower cost and higher density solution, has occupied the largest part of NAND flash-memory market share. However, MLC flash memory also introduces new challenges: (1) Pages in a block must be written sequentially. (2) Information to indicate a page being obsoleted cannot be recorded in its spare area due to the limitation on the number of partial programming. Since most of applications access NAND flash memory under FAT file system, this article designs an MLC Flash Translation Layer (MFTL) for flash-memory storage systems which takes constraints of MLC flash memory and access behaviors of FAT file system into consideration. A series of trace-driven simulations was conducted to evaluate the performance of the proposed scheme. Although MFTL is designed for MLC flash memory and FAT file system, it is applicable to SLC flash memory and other file systems as well. Our experiment results show that the proposed MFTL could achieve a good performance for various access patterns even on SLC flash memory.
Funder
National Science Council Taiwan
Publisher
Association for Computing Machinery (ACM)
Subject
Hardware and Architecture
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. A Cache-Based Flash Translation Layer for TLC-Based Multimedia Storage Devices;ACM Transactions on Embedded Computing Systems;2016-02-20
2. Data pattern aware FTL for SLC+MLC hybrid SSD;Design Automation for Embedded Systems;2014-05-24
3. VAST: Virtually Associative Sector Translation for MLC Storage Systems;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2013-08