Power challenges may end the multicore era

Author:

Esmaeilzadeh Hadi1,Blem Emily2,Amant Renée St.3,Sankaralingam Karthikeyan2,Burger Doug4

Affiliation:

1. University of Washington

2. University of Wisconsin-Madison

3. University of Texas at Austin

4. Microsoft Research

Abstract

Starting in 2004, the microprocessor industry has shifted to multicore scaling---increasing the number of cores per die each generation---as its principal strategy for continuing performance growth. Many in the research community believe that this exponential core scaling will continue into the hundreds or thousands of cores per chip, auguring a parallelism revolution in hardware or software. However, while transistor count increases continue at traditional Moore's Law rates, the per-transistor speed and energy efficiency improvements have slowed dramatically. Under these conditions, more cores are only possible if the cores are slower, simpler, or less utilized with each additional technology generation. This paper brings together transistor technology, processor core, and application models to understand whether multicore scaling can sustain the historical exponential performance growth in this energy-limited era. As the number of cores increases, power constraints may prevent powering of all cores at their full speed, requiring a fraction of the cores to be powered off at all times. According to our models, the fraction of these chips that is "dark" may be as much as 50% within three process generations. The low utility of this "dark silicon" may prevent both scaling to higher core counts and ultimately the economic viability of continued silicon scaling. Our results show that core count scaling provides much less performance gain than conventional wisdom suggests. Under (highly) optimistic scaling assumptions--- for parallel workloads ---multicore scaling provides a 7.9× (23% per year) over ten years. Under more conservative (realistic) assumptions, multicore scaling provides a total performance gain of 3.7× (14% per year) over ten years, and obviously less when sufficiently parallel workloads are unavailable. Without a breakthrough in process technology or microarchitecture, other directions are needed to continue the historical rate of performance improvement.

Funder

Division of Computing and Communication Foundations

Division of Computer and Network Systems

Publisher

Association for Computing Machinery (ACM)

Subject

General Computer Science

Cited by 93 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. OS-Level PMC-Based Runtime Thermal Control for ARM Mobile CPUs;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2024-07

2. An energy-efficient hybrid CMOS spiking neuron circuit design with a memristive based novel T-type artificial synapse;AEU - International Journal of Electronics and Communications;2024-01

3. Design of Synthesis-time Vectorized Arithmetic Hardware for Tapered Floating-point Addition and Subtraction;ACM Transactions on Design Automation of Electronic Systems;2023-03-22

4. Design, Analysis and Optimization of Magnetic-Core Solenoid Inductor for On-Chip Multi-Phase Buck Converter;IEEE Access;2023

5. A Run-time Tapered Floating-Point Adder/Subtractor Supporting Vectorization;2022 IEEE 15th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC);2022-12

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3