Temporal Logic Formalisation of ISO 34502 Critical Scenarios: Modular Construction with the RSS Safety Distance-Reference-Cited by-同舟云学术

Temporal Logic Formalisation of ISO 34502 Critical Scenarios: Modular Construction with the RSS Safety Distance

Published:2024-04-08 Issue: Volume:6605 Page:186-195
ISSN:
Container-title:Proceedings of the 39th ACM/SIGAPP Symposium on Applied Computing
language:
Short-container-title:

Author:

Reimann Jesse¹^ORCID,Mansion Nico²^ORCID,Haydon James³^ORCID,Bray Benjamin³^ORCID,Chattopadhyay Agnishom⁴^ORCID,Sato Sota⁵^ORCID,Waga Masaki⁶^ORCID,André Étienne⁷^ORCID,Hasuo Ichiro⁵^ORCID,Ueda Naoki⁸^ORCID,Yokoyama Yosuke⁸^ORCID

Affiliation:

1. TU Delft, Delft, Netherlands

2. Saarland University, Saarbrücken, Germany

3. National Institute of Informatics, Tokyo, Japan

4. Rice University, Houston, Texas, USA

5. NII & SOKENDAI, Tokyo, Japan

6. Kyoto University & NII, Kyoto, Japan

7. Université Sorbonne Paris Nord, Paris, France

8. Mitsubishi Electric Corporation, Kamakura, Japan

Funder

Japan Science and Technology Agency

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/3605098.3636014

Reference33 articles.

1. Y. Annpureddy, C. Liu, G. Fainekos, and S. Sankaranarayanan. 2011. S-TaLiRo: A Tool for Temporal Logic Falsification for Hybrid Systems. In TACAS 2011, Vol. 6605. Springer, 254--257.

2. C.Baier and J.-P. Katoen. 2008. Principles of Model Checking. The MIT Press.

3. P. Bender, J. Ziegler, and C. Stiller. 2014. Lanelets: Efficient map representation for autonomous driving. In IV 2014. 420--425.

4. STL⁎: Extending signal temporal logic with signal-value freezing operator

5. A. Donzé. 2010. Breach, A Toolbox for Verification and Parameter Synthesis of Hybrid Systems. In CAV 2010, Vol. 6174. Springer, 167--170.

Cited by 1 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Optimization-Based Model Checking and Trace Synthesis for Complex STL Specifications;Lecture Notes in Computer Science;2024