Solver-Aided Constant-Time Hardware Verification-Reference-Cited by-同舟云学术

Solver-Aided Constant-Time Hardware Verification

Published:2021-11-12 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the 2021 ACM SIGSAC Conference on Computer and Communications Security
language:
Short-container-title:

Author:

v. Gleissenthall Klaus¹,Kıcı Rami Gökhan²,Stefan Deian²,Jhala Ranjit²

Affiliation:

1. Vrije Universiteit Amsterdam, Amsterdam, Netherlands

2. University of California, San Diego, San Diego, CA, USA

Funder

National Science Foundation

CONIX Research Center

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/3460120.3484810

Reference91 articles.

1. [n.d.]. BearSSL - Constant-Time Crypto. https://www.bearssl.org/constanttime.html. (Accessed on 08/19/2020). [n.d.]. BearSSL - Constant-Time Crypto. https://www.bearssl.org/constanttime.html. (Accessed on 08/19/2020).

2. [n.d.]. fpga_mc/fpu at master ·monajalal/fpga_mc ·GitHub. https://github.com/monajalal/fpga_mc/tree/master/fpu. (Accessed on 08/16/2020). [n.d.]. fpga_mc/fpu at master ·monajalal/fpga_mc ·GitHub. https://github.com/monajalal/fpga_mc/tree/master/fpu. (Accessed on 08/16/2020).

3. [n.d.]. GitHub - dawsonjon/fpu: synthesiseable ieee 754 floating point library in verilog. https://github.com/dawsonjon/fpu. (Accessed on 08/16/2020). [n.d.]. GitHub - dawsonjon/fpu: synthesiseable ieee 754 floating point library in verilog. https://github.com/dawsonjon/fpu. (Accessed on 08/16/2020).

4. [n.d.]. GitHub - scarv/scarv-cpu: SCARV: a side-channel hardened RISC-V platform. https://github.com/scarv/scarv-cpu. (Accessed on 08/16/2020). [n.d.]. GitHub - scarv/scarv-cpu: SCARV: a side-channel hardened RISC-V platform. https://github.com/scarv/scarv-cpu. (Accessed on 08/16/2020).

5. [n.d.]. GitHub - scarv/xcrypto: XCrypto: a cryptographic ISE for RISC-V. https://github.com/scarv/xcrypto. (Accessed on 08/19/2020). [n.d.]. GitHub - scarv/xcrypto: XCrypto: a cryptographic ISE for RISC-V. https://github.com/scarv/xcrypto. (Accessed on 08/19/2020).

Cited by 6 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A Scalable Formal Verification Methodology for Data-Oblivious Hardware;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2024-09

2. ConjunCT: Learning Inductive Invariants to Prove Unbounded Instruction Safety Against Microarchitectural Timing Attacks;2024 IEEE Symposium on Security and Privacy (SP);2024-05-19

3. Data-Oblivious and Performant: On Designing Security-Conscious Hardware;2024 IEEE 25th Latin American Test Symposium (LATS);2024-04-09

4. SpecVerilog: Adapting Information Flow Control for Secure Speculation;Proceedings of the 2023 ACM SIGSAC Conference on Computer and Communications Security;2023-11-15

5. Hardware Specification Aware Timing Side Channel Security Analysis;2023 IEEE 36th International System-on-Chip Conference (SOCC);2023-09-05