Datapath scheduling with multiple supply voltages and level converters

Author:

Johnson Mark C.1,Roy Kaushik1

Affiliation:

1. Purdue Univ., West Lafayette, IN

Abstract

We present an algorithm called MOVER (Multiple Operating Voltage Energy Reduction) to minimize datapath energy dissipation through use of multiple supply voltages. In a single voltage design, the critical path length, clock period, and number of control steps limit minimization of voltage and power. Multiple supply voltages permit localized voltage reductions to take up remaining schedule slack. MOVER initially finds one minimum voltage for an entire datapath. It then determines a second voltage for operations where there is still schedule slack. New voltages con be introduced and minimized until no schedule slack remains. MOVER was exercised for a variety of DSP datapath examples. Energy savings ranged from 0% to 50% when comparing dual to single voltage results. The benefit of going from two to three voltages never exceeded 15%. Power supply costs are not reflected in these savings, but a simple analysis shows that energy savings can be achieved even with relatively inefficient DC-DC converters. Datapath resource requirements were found to vary greatly with respect to number of supplies. Area penalties ranged from 0% to 170%. Implications of multiple voltage design for IC layout and power supply requirements are discussed.

Publisher

Association for Computing Machinery (ACM)

Subject

Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Computer Science Applications

Reference16 articles.

1. Optimizing power using transformations

2. DE MICHELI a. 1994. Synthesis and optimization of digital circuits. McGraw-Hill Inc. New York NY. DE MICHELI a. 1994. Synthesis and optimization of digital circuits. McGraw-Hill Inc. New York NY.

3. GEBOTYS C.H. 1992. Optimal VLSI Architectural Synthesis: Area Performance and Testability. Kluwer Academic Publishers Hingham MA. GEBOTYS C.H. 1992. Optimal VLSI Architectural Synthesis: Area Performance and Testability. Kluwer Academic Publishers Hingham MA.

Cited by 40 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. Power Optimization Techniques for High-Level Designs Using Multiple Voltage Components for Low Power Consumption;Journal of Low Power Electronics;2018-06-01

2. Energy-Efficient Dual-Voltage Design Using Topological Constraints;Journal of Low Power Electronics;2013-10-01

3. A Clock Control Strategy for Peak Power and RMS Current Reduction Using Path Clustering;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2013-02

4. Floorplan Driven Architecture and High-Level Synthesis Algorithm for Dynamic Multiple Supply Voltages;IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences;2013

5. HLS-dv: A High-Level Synthesis Framework for Dual-Vdd Architectures;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2012-04

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3