Affiliation:
1. University of Southern California
2. Yonsei University
Abstract
Long latency of memory operation is a prominent performance bottleneck in graphics processing units (GPUs). The small data cache that must be shared across dozens of warps (a collection of threads) creates significant cache contention and premature data eviction. Prior works have recognized this problem and proposed warp throttling which reduces the number of active warps contending for cache space. In this paper we discover that individual load instructions in a warp exhibit four different types of data locality behavior: (1) data brought by a warp load instruction is used only once, which is classified as streaming data (2) data brought by a warp load is reused multiple times within the same warp, called intra-warp locality (3) data brought by a warp is reused multiple times but across different warps, called inter-warp locality (4) and some data exhibit both a mix of intra- and inter-warp locality. Furthermore, each load instruction exhibits consistently the same locality type across all warps within a GPU kernel. Based on this discovery we argue that cache management must be done using per-load locality type information, rather than applying warp-wide cache management policies. We propose Access Pattern-aware Cache Management (APCM), which dynamically detects the locality type of each load instruction by monitoring the accesses from one exemplary warp. APCM then uses the detected locality type to selectively apply cache bypassing and cache pinning of data based on load locality characterization. Using an extensive set of simulations we show that APCM improves performance of GPUs by 34% for cache sensitive applications while saving 27% of energy consumption over baseline GPU.
Funder
National Science Foundation
National Research Foundation of Korea
Defense Advanced Research Projects Agency
Publisher
Association for Computing Machinery (ACM)
Reference43 articles.
1. FreePDK process design kit. http://www.eda.ncsu.edu/wiki/FreePDK FreePDK process design kit. http://www.eda.ncsu.edu/wiki/FreePDK
2. GPGPU-sim manual. http://gpgpu-sim.org/manual GPGPU-sim manual. http://gpgpu-sim.org/manual
3. AMD. AMD Graphics Cores Next (GCN) Architecture. AMD. AMD Graphics Cores Next (GCN) Architecture.
Cited by
11 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献