Affiliation:
1. IBM San Jose Research Lab, San Jose, CA
2. IBM Systems Products Division, Hopewell Junction, NY
Abstract
Usually
n
decimal digits are represented by 4
n
bits in computers. Actually, two BCD digits can be compressed optimally and reversibly into 7 bits, and three digits into 10 bits, by a very simple algorithm based on the fixed-length combination of two variable field-length encodings. In over half of the cases the compressed code results from the conventional BCD code by simple removal of redundant 0 bits. A long decimal message can be subdivided into three-digit blocks, and separately compressed; the result differs from the asymptotic minimum length by only 0.34 percent. The hardware requirement is small, and the mappings can be done manually.
Publisher
Association for Computing Machinery (ACM)
Cited by
18 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Number Systems;Arithmetic and Algebraic Circuits;2021
2. Floating-Point Formats and Environment;Handbook of Floating-Point Arithmetic;2018
3. Number Systems;Intelligent Systems Reference Library;2014
4. Towards Finding Maximal Subrelations with Desired Properties;Relational and Algebraic Methods in Computer Science;2014
5. Handbook of Floating-Point Arithmetic;2010