Structural rewriting in XOR-majority graphs-Reference-Cited by-同舟云学术

Structural rewriting in XOR-majority graphs

Published:2019-01-21 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the 24th Asia and South Pacific Design Automation Conference
language:
Short-container-title:

Author:

Chu Zhufei¹,Soeken Mathias²,Xia Yinshui¹,Wang Lunyao¹,De Micheli Giovanni²

Affiliation:

1. Ningbo University, Ningbo, China

2. École Polytechnique Fédérale de Lausanne (EPFL), Lausanne, Switzerland

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/3287624.3287671

Reference16 articles.

1. Luca Amarù Pierre-Emmanuel Gaillardon and Giovanni De Micheli. 2014. Majority-inverter graph: A novel data-structure and algorithms for efficient logic optimization. In DAC. 1--6. 10.1145/2593069.2593158 Luca Amarù Pierre-Emmanuel Gaillardon and Giovanni De Micheli. 2014. Majority-inverter graph: A novel data-structure and algorithms for efficient logic optimization. In DAC. 1--6. 10.1145/2593069.2593158

2. Luca Amarú Pierre-Emmanuel Gaillardon and Giovanni De Micheli. 2015. The EPFL combinational benchmark suite. In IWLS. 57--61. Luca Amarú Pierre-Emmanuel Gaillardon and Giovanni De Micheli. 2015. The EPFL combinational benchmark suite. In IWLS. 57--61.

3. Majority-Inverter Graph: A New Paradigm for Logic Optimization

4. FMV Reports Series;Biere Armin

5. Universal quantum computation with ideal Clifford gates and noisy ancillas

Cited by 24 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Synthesis Techniques for Fault-tolerant Quantum Circuit Implementation using Clifford+ Z _N -group;ACM Transactions on Quantum Computing;2024-07-13

2. An Efficient Reinforcement Learning Based Framework for Exploring Logic Synthesis;ACM Transactions on Design Automation of Electronic Systems;2024-01-15

3. Logic Synthesis;FPGA EDA;2024

4. An efficient circuit-based SAT solver and its application in logic equivalence checking;Microelectronics Journal;2023-12

5. A Recursion and Lock Free GPU-Based Logic Rewriting Framework Exploiting Both Intranode and Internode Parallelism;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2023-11