1. The advantages and limitations of high level synthesis for FPGA based image processing
2. André Bannwart Perina , Jürgen Becker , and Vanderlei Bonato . 2019 . Lina: Timing-Constrained High-Level Synthesis Performance Estimator for Fast DSE. In 2019 International Conference on Field-Programmable Technology (ICFPT) . 343--346 . https://doi.org/10.1109/ICFPT47387.2019.00063 10.1109/ICFPT47387.2019.00063 André Bannwart Perina, Jürgen Becker, and Vanderlei Bonato. 2019. Lina: Timing-Constrained High-Level Synthesis Performance Estimator for Fast DSE. In 2019 International Conference on Field-Programmable Technology (ICFPT) . 343--346. https://doi.org/10.1109/ICFPT47387.2019.00063
3. Young-Kyu Choi and Jason Cong . 2017 . HLScope: High-Level Performance Debugging for FPGA Designs. In 2017 IEEE 25th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM) . 125--128 . https://doi.org/10.1109/FCCM.2017.44 10.1109/FCCM.2017.44 Young-Kyu Choi and Jason Cong. 2017. HLScope: High-Level Performance Debugging for FPGA Designs. In 2017 IEEE 25th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM) . 125--128. https://doi.org/10.1109/FCCM.2017.44
4. Young-kyu Choi Peng Zhang Peng Li and Jason Cong. 2017. HLScope Young-kyu Choi Peng Zhang Peng Li and Jason Cong. 2017. HLScope
5. , : Fast and accurate performance estimation for FPGA HLS . In 2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD). 691--698 . https://doi.org/10.1109/ICCAD. 2017 .8203844 10.1109/ICCAD.2017.8203844 ,: Fast and accurate performance estimation for FPGA HLS. In 2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD). 691--698. https://doi.org/10.1109/ICCAD.2017.8203844