1. A 5-GHz Mesh Interconnect for a Teraflops Processor
2. B. K. Daya : A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering," in Proc . Inter. Symp. on Comp. Arch. , Jun. 2014 , pp. 25 -- 36 . B. K. Daya et al., "SCORPIO: A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering," in Proc. Inter. Symp. on Comp. Arch., Jun. 2014, pp. 25--36.
3. P. Kundu "On-die interconnects for next generation CMPS " presented at The Workshop on On- and Off-Chip Interconnection Networks for Multicore Syst. Stanford CA USA Dec. 6--7 2006 P. Kundu "On-die interconnects for next generation CMPS " presented at The Workshop on On- and Off-Chip Interconnection Networks for Multicore Syst. Stanford CA USA Dec. 6--7 2006
4. iDEAL
5. T. Moscibroda and O. Mutlu , " A case for bufferless routing in on-chip networks," in Proc . Int. Symp. on Comp. Architecture , Jun. 2009 , pp. 196 -- 207 . T. Moscibroda and O. Mutlu, "A case for bufferless routing in on-chip networks," in Proc. Int. Symp. on Comp. Architecture, Jun. 2009, pp. 196--207.