1. Intel xeon phiTM coprocessor - The Architecture;Chrysos G.;Intel Whitepaper,2014
2. Dynamic Resource Sharing for High-Performance 3-D Networks-on-Chip
3. Z. Shi and A. Burns , " Real-time communication analysis for on-chip networks with wormhole switching," in Second ACM/IEEE International SymposiumonNetworks-on-Chip(nocs2008) . IEEE , 2008 ,pp. 161 -- 170 . Z. Shi and A. Burns, "Real-time communication analysis for on-chip networks with wormhole switching," in Second ACM/IEEE International SymposiumonNetworks-on-Chip(nocs2008). IEEE,2008,pp.161--170.
4. M. Podlesny , Networking Mechanisms for delay-sensitive applications . Washington University in St. Louis, 2009 . M. Podlesny, Networking Mechanisms for delay-sensitive applications. Washington University in St. Louis, 2009.
5. T. H. Boraten and A. K. Kodi , " Securing nocs against timing attacks with noninterference based adaptive routing," in 2018 Twelfth IEEE/ACM International Symposium on Networks-on-Chip (NOCS) . IEEE , 2018 , pp. 1 -- 8 . T. H. Boraten and A. K. Kodi, "Securing nocs against timing attacks with noninterference based adaptive routing," in 2018 Twelfth IEEE/ACM International Symposium on Networks-on-Chip (NOCS). IEEE, 2018, pp. 1--8.