1. Charbel J. Akl, Rafic A. Ayoubi, and Magdy A. Bayoumi. 2009. An effective staggered-phase damping technique for suppressing power-gating resonance noise during mode transition. In 2009 10th International Symposium on Quality Electronic Design. IEEE, Washington, DC, USA, 116–119. https://doi.org/10.1109/ISQED.2009.4810280
2. Hrishikesh Amur, Ripal Nathuji, Mrinmoy Ghosh, Karsten Schwan, and Hsien-Hsin Lee. 2008. Idlepower: Application-Aware Management of Processor Idle States. MMCS08: Workshop on Managed Many-Core Systems (2008).
3. Georgia Antoniou, Haris Volos, Davide B. Bartolini, Tom Rollet, Yiannakis Sazeides, and Jawad Haj Yahya. 2022. AgilePkgC: An Agile System Idle State Architecture for Energy Proportional Datacenter Servers. In 2022 55th IEEE/ACM International Symposium on Microarchitecture (MICRO). IEEE/ACM, Washington, DC, USA, 851–867. https://doi.org/10.1109/MICRO56248.2022.00065
4. Manish Arora, Srilatha Manne, Indrani Paul, Nuwan Jayasena, and Dean M. Tullsen. 2015. Understanding idle behavior and power gating mechanisms in the context of modern benchmarks on CPU-GPU Integrated systems. In 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA). IEEE, Washington, DC, USA, 366–377. https://doi.org/10.1109/HPCA.2015.7056047
5. Esmail Asyabi, Azer Bestavros, Erfan Sharafzadeh, and Timothy Zhu. 2020. Peafowl: In-application CPU Scheduling to Reduce Power Consumption of In-memory Key-value Stores. In SoCC. ACM, New York, NY, USA.