Instruction set synthesis with efficient instruction encoding for configurable processors

Author:

Lee Jong-Eun1,Choi Kiyoung2,Dutt Nikil D.3

Affiliation:

1. Samsung Electronics Co., Korea

2. Seoul National University, Korea

3. University of California, Irvine, Irvine, CA

Abstract

Application-specific instructions can significantly improve the performance, energy-efficiency, and code size of configurable processors. While generating new instructions from application-specific operation patterns has been a common way to improve the instruction set (IS) of a configurable processor, automating the design of ISs for given applications poses new challenges---how to create as well as utilize new instructions in a systematic manner, and how to choose the best set of application-specific instructions considering the various effects the new instructions may have on the data path and the compilation? To address these problems, we present a novel IS synthesis framework that optimizes the IS through an efficient instruction encoding for the given application as well as for the given data path architecture. We first build a library of new instructions created with various encoding alternatives taking into account the data path architecture constraints, and then select the best set of instructions while satisfying the instruction bitwidth constraint. We formulate the problem using integer linear programming and also present an effective heuristic algorithm. Experimental results using our technique generate ISs that show improvements of up to about 40% over the native IS for several application benchmarks running on typical embedded RISC processors.

Publisher

Association for Computing Machinery (ACM)

Subject

Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Computer Science Applications

Reference32 articles.

1. ARC. ARC International. http://www.arc.com. ARC. ARC International. http://www.arc.com.

2. Synthesis of application specific instructions for embedded DSP software

Cited by 16 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. Evolution of Efficient On-Chip Interconnect Architecture for SOC: A Review;2022 IEEE Global Conference on Computing, Power and Communication Technologies (GlobConPT);2022-09-23

2. Energy Efficient NoC design through Supervised Machine Learning;Journal of Physics: Conference Series;2021-08-01

3. Co-synthesis of contention-free energy-efficient NOC-based real time embedded systems;Journal of Systems Architecture;2019-09

4. On designing an efficient numerical-based forbidden pattern free crosstalk avoidance codec for reliable data transfer of NoCs;Microelectronics Reliability;2016-08

5. Hybrid circuit-switched network for on-chip communication in large-scale chip-multiprocessors;Journal of Parallel and Distributed Computing;2014-09

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3