Cache side-channel attacks and time-predictability in high-performance critical real-time systems-Reference-Cited by-同舟云学术

Cache side-channel attacks and time-predictability in high-performance critical real-time systems

Published:2018-06-24 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the 55th Annual Design Automation Conference
language:
Short-container-title:

Author:

Trilla David¹,Hernandez Carles²,Abella Jaume²,Cazorla Francisco J.³

Affiliation:

1. Universitat Politècnica de Catalunya and BSC

2. Barcelona Supercomputing Center (BSC)

3. BSC and IIIA-CSIC

Funder

Spanish Ministry of Science and Innovation

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/3195970.3196003

Reference28 articles.

1. J. Abella et al. 2015. WCET Analysis Methods: Pitfalls and Challenges on their Trustworthiness. In SIES. J. Abella et al. 2015. WCET Analysis Methods: Pitfalls and Challenges on their Trustworthiness. In SIES .

2. O. Aciicmez et al. 2011. Method and system for securing instruction caches using substantially random instruction mapping scheme. (Nov. 8 2011). http://www.google.tl/patents/US8055848 US Patent 8 055 848. O. Aciicmez et al. 2011. Method and system for securing instruction caches using substantially random instruction mapping scheme. (Nov. 8 2011). http://www.google.tl/patents/US8055848 US Patent 8 055 848.

3. I. Agirre et al. 2015. IEC-61508 SIL 3 Compliant Pseudo-Random Number Generators for Probabilistic Timing Analysis. In DSD. 10.1109/DSD.2015.26 I. Agirre et al. 2015. IEC-61508 SIL 3 Compliant Pseudo-Random Number Generators for Probabilistic Timing Analysis. In DSD. 10.1109/DSD.2015.26

4. V. Bene al. 1964. Optimal Rearrangeable Multistage Connecting Networks. In Bell System Technical Journal. V. Bene al. 1964. Optimal Rearrangeable Multistage Connecting Networks. In Bell System Technical Journal .

5. ARM. 2001. ARM920T Technical Reference Manual. ARM. 2001. ARM920T Technical Reference Manual .

Cited by 18 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Safe and Secure? On the Timing Analysability of Cryptographic Implementations;2024 IEEE 30th Real-Time and Embedded Technology and Applications Symposium (RTAS);2024-05-13

2. Timing Side-channel Attacks and Countermeasures in CPU Microarchitectures;ACM Computing Surveys;2024-04-09

3. Enterprise-Class Cache Compression Design;2024 IEEE International Symposium on High-Performance Computer Architecture (HPCA);2024-03-02

4. SoK: Analysis of Root Causes and Defense Strategies for Attacks on Microarchitectural Optimizations;2023 IEEE 8th European Symposium on Security and Privacy (EuroS&P);2023-07

5. SCALE: Secure and Scalable Cache Partitioning;2023 IEEE International Symposium on Hardware Oriented Security and Trust (HOST);2023-05-01