1. A 16 nm All-Digital Auto-Calibrating Adaptive Clock Distribution for Supply Voltage Droop Tolerance Across a Wide Operating Range;Bowman K. A.;IEEE Journal of Solid-State Circuits,2016
2. Exploiting Dynamic Timing Slack for Energy Efficiency in Ultra-Low-Power Embedded Systems
3. RazorII: In Situ Error Detection and Correction for PVT and SER Tolerance
4. Dan Ernst Nam Sung Kim Shidhartha Das Sanjay Pant Rajeev Rao Toan Pham Conrad Ziesler David Blaauw Todd Austin Krisztian Flautner Trevor Mudge Beal Ave and Ann Arbor. 2003. Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation. December (2003). Dan Ernst Nam Sung Kim Shidhartha Das Sanjay Pant Rajeev Rao Toan Pham Conrad Ziesler David Blaauw Todd Austin Krisztian Flautner Trevor Mudge Beal Ave and Ann Arbor. 2003. Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation. December (2003).