An ultra-low energy internally analog, externally digital vector-matrix multiplier based on NOR flash memory technology-Reference-Cited by-同舟云学术

An ultra-low energy internally analog, externally digital vector-matrix multiplier based on NOR flash memory technology

Published:2018-06-24 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the 55th Annual Design Automation Conference
language:
Short-container-title:

Author:

Mahmoodi M. Reza¹,Strukov Dmitri¹

Affiliation:

1. UC Santa Barbara

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/3195970.3195989

Reference22 articles.

1. Analysis and Design of a Passive Switched-Capacitor Matrix Multiplier for Approximate Computing

2. Approximate SRAM for Energy-Efficient, Privacy-Preserving Convolutional Neural Networks

3. BinaryConnect: Training deep neural networks with binary weights during propagations;Courbariaux Matthieu;Advances in Neural Information Processing Systems. Montreal. Canada.,2015

4. Finding a roadmap to achieve large neuromorphic hardware systems;Hasler Jennifer;Frontiers in Neuroscience.,2013

5. Assessing Trends in Performance per Watt for Signal Processing Applications

Cited by 36 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A carbon-nanotube-based tensor processing unit;Nature Electronics;2024-07-22

2. A 1.1-nJ/Classification True Analog Current Computing on Multilayer Neural Network With Crystalline-IGZO/Si-CMOS Monolithic Stack Technology;IEEE Journal of the Electron Devices Society;2024

3. Review of neuromorphic computing based on NAND flash memory;Nanoscale Horizons;2024

4. Analog Synaptic Devices Based on IGZO Thin‐Film Transistors with a Metal–Ferroelectric–Metal–Insulator–Semiconductor Structure for High‐Performance Neuromorphic Systems;Advanced Intelligent Systems;2023-09-28

5. Reconfigurable neuromorphic computing block through integration of flash synapse arrays and super-steep neurons;Science Advances;2023-07-21