Polynomial word-level verification of arithmetic circuits-Reference-Cited by-同舟云学术

Polynomial word-level verification of arithmetic circuits

Published:2021-11-20 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the 19th ACM-IEEE International Conference on Formal Methods and Models for System Design
language:
Short-container-title:

Author:

Barhoush Mohammed¹,Mahzoon Alireza¹,Drechsler Rolf¹

Affiliation:

1. University of Bremen, Bremen, Germany

Funder

Deutsche Forschungsgemeinschaft

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/3487212.3487333

Reference28 articles.

1. 2018. ABC: A System for Sequential Synthesis and Verification. available at https://people.eecs.berkeley.edu/~alanmi/abc/. 2018. ABC: A System for Sequential Synthesis and Verification. available at https://people.eecs.berkeley.edu/~alanmi/abc/.

2. Binary decision diagrams and beyond: enabling technologies for formal verification

3. David John Dempster and Michael George Stuart. 2001. Verification Methodology Manual - Techniques for Verifying HDL Designs. Teamwork International. David John Dempster and Michael George Stuart. 2001. Verification Methodology Manual - Techniques for Verifying HDL Designs. Teamwork International.

4. Combinational Equivalence Checking Using Incremental SAT Solving, Output Ordering, and Resets

Cited by 16 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Automatic Correction of Arithmetic Circuits in the Presence of Multiple Bugs by Groebner Basis Modification;ACM Transactions on Design Automation of Electronic Systems;2024-08-13

2. Complete and Efficient Verification for a RISC-V Processor Using Formal Verification;2024 Design, Automation & Test in Europe Conference & Exhibition (DATE);2024-03-25

3. Automated Polynomial Formal Verification: Human-Readable Proof Generation;2023 IEEE International Symposium on Smart Electronic Systems (iSES);2023-12-18

4. PolyMiR: Polynomial Formal Verification of the MicroRV32 Processor;Proceedings of the 18th ACM International Symposium on Nanoscale Architectures;2023-12-18

5. Next-Generation Automatic Human-Readable Proofs Enabling Polynomial Formal Verification;Proceedings of the 21st ACM-IEEE International Conference on Formal Methods and Models for System Design;2023-09-21