Affiliation:
1. Department of Computer Science, Carnegie Mellon University, Pittsburgh, Pennsylvania
Abstract
This paper describes the scan line array processor (SLAP), a new architecture designed for high-performance yet low-cost image computation. A SLAP is a SIMD linear array of processors, and hence is easy to build and scales well with VLSI technology; yet appropriate special features and programming techniques make it efficient for a surprisingly wide variety of low and medium level computer vision tasks. We describe the basic SLAP concept and some of its variants, discuss a particular planned implementation, and indicate its performance on computer vision and other applications.
Publisher
Association for Computing Machinery (ACM)
Reference9 articles.
1. Compilation for a high-performance systolic array
2. Warp as a machine for low-level vision
3. Kung H.T. and Lain M. "Wafer-Scale Integration and Two- Level Pipelined Implementations of Systolic Arrays ". Journal of Paralleland Distributed Computing 1 l (1984) 32-63. A preliminary version appeared in Proceedings of the Conference on Admnced Research in VLSI MIT January 1984. Kung H.T. and Lain M. "Wafer-Scale Integration and Two- Level Pipelined Implementations of Systolic Arrays ". Journal of Paralleland Distributed Computing 1 l (1984) 32-63. A preliminary version appeared in Proceedings of the Conference on Admnced Research in VLSI MIT January 1984.
Cited by
9 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献