Reduced Overhead Gate Level Logic Encryption-Reference-Cited by-同舟云学术

Reduced Overhead Gate Level Logic Encryption

Published:2016-05-18 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the 26th edition on Great Lakes Symposium on VLSI
language:
Short-container-title:

Author:

Juretus Kyle¹,Savidis Ioannis¹

Affiliation:

1. Drexel University, Philadelphia, USA

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/2902961.2902972

Reference12 articles.

1. DigiTimes "Trends in the global IC design service market " www.digitimes.com/news/a20120313RS400: html?chid=2 March 2012. DigiTimes "Trends in the global IC design service market " www.digitimes.com/news/a20120313RS400: html?chid=2 March 2012.

2. The state-of-the-art in semiconductor reverse engineering

3. International Chamber of Commerce "Impacts of counterfeiting and piracy to reach US $1.7 trillion by 2015 " http://www.iccwbo.org/News/Articles/2011/Impacts-of-counterfeiting-and-piracy-to-reach-US$1-7-trillion-by-2015/ Feb. 201. International Chamber of Commerce "Impacts of counterfeiting and piracy to reach US $1.7 trillion by 2015 " http://www.iccwbo.org/News/Articles/2011/Impacts-of-counterfeiting-and-piracy-to-reach-US$1-7-trillion-by-2015/ Feb. 201.

4. Semiconductor Equipment and Materials Industry "Intellectual Property (IP) Challenges and Concerns of the Semiconductor Equipment and Materials Industry " http://www.semi.org/cms/groups/public/documents/web.content/p043701.pdf April 2008. Semiconductor Equipment and Materials Industry "Intellectual Property (IP) Challenges and Concerns of the Semiconductor Equipment and Materials Industry " http://www.semi.org/cms/groups/public/documents/web.content/p043701.pdf April 2008.

5. A Survey of Hardware Trojan Taxonomy and Detection

Cited by 19 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. ALT-Lock: Logic and Timing Ambiguity-Based IP Obfuscation Against Reverse Engineering;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2024-08

2. GateLock: Input-Dependent Key-Based Locked Gates for SAT Resistant Logic Locking;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2024-02

3. Logic Locking over TFHE for Securing User Data and Algorithms;2024 29th Asia and South Pacific Design Automation Conference (ASP-DAC);2024-01-22

4. Hidden Costs of Analog Deobfuscation Attacks;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2023-11

5. Efficient design and analysis of secure CMOS logic through logic encryption;Scientific Reports;2023-01-20